



**FIGURE 1**




**FIGURE 2**



**FIGURE 3**


PROGRAM	VBL (V)	VWL (V)	PROGRAM
SC/SR	8	0	401
SCIUR	8	8	403
UC/SR	3.3	0	405
UC/UR	3.3	8	407
			ISENSE
READ	SC/SR	1.8	409
		0	YES
	SCIUR	1.8	411
	UC/SR	0	NO
	UC/UR	0	413
		1.8	NO
			415


**FIGURE 4**




**FIGURE 5**

**FIGURE 6**







**FIGURE 7**




**FIGURE 8**



**FIGURE 9**



**FIGURE 10**



**FIGURE 11**




Figure 12







Figure 13

Figure 14



PROGRAM	VBL (V)	WBL (V)	PROGRAM
SC/SR	$V_{pp}$	0	401
SC/UR	$V_{pp}$	Floating	403
UC/SR	< 0.5	0	405
UC/UR	< 0.5	Floating	407
		NO	
READ	$V_{bb}$ or $V_{cc}$	0	409
SC/SR	$V_{bb}$ or $V_{cc}$	YES	
SC/UR	$V_{bb}$ or $V_{cc}$	NO	411
UC/SR	0 or Floating	0	413
UC/UR	0 or Floating	0	415
		NO	

FIGURE 15



0.18um/0.13um XPM CX cell operation

		Vbl (V)	Vwl (V)	Program
Program	SB/SW	Vpp	0	Yes
	SB/UW	Vpp	PC to Vpp/2 and FL	No
	UB/SW	<0.5v	0	No
	UB/UW	<0.5v	PC to Vpp/2 and FL	No
				I sense
Read	SB/SW	Vdd or Vcc	0	Yes
	SB/UW	Vdd or Vcc	Vdd or Vcc	No
	UB/SW	0	0	No
	UB/UW	0	Vdd or Vcc	No

Vpp = 8~9V for Gox=32A (0.18um) or 5-7 for Gox=20A, or 3~4.5 V

for 10-15A (5 to 10A thinner than normal-standard Gate

oxide).

Vdd = I/O Voltage 3.3V or 2.5V

Vcc=1.8V for 0.18um and 1.2V for 0.13um

Fig 18




Fig 19

**Step 1:**




Fig 20

Psub

Thinner  
Gate Oxide  
thickness

Normal  
Gate Oxide  
thickness




Fig 21

Psub




Fig 22

Fig 22




Fig 23




Fig. 24




Fig 25




Fig 26




Fig 27